Abstract -Tunneling field-effect transistors (TFETs) are very applicable to low standby-power application by their virtues of low off-current (I off ) and small subthreshold swing (S). However, low on-current (I on ) of silicon-based TFETs has been pointed out as a drawback. To improve I on of TFET, a gate-all-around (GAA) TFET based on III-V compound semiconductor with InAs/InGaAs/InP multiple-heterojunction structure is proposed and investigated. Its performances have been evaluated with the gallium (Ga) composition (x) for In 1-x Ga x As in the channel region. According to the simulation results for I on , I off , S, and on/off current ratio (I on /I off ), the device adopting In 0.53 Ga 0.47 As channel showed the optimum direct-current (DC) performance, as a result of controlling the Ga fraction. By introducing an n-type InGaAs thin layer near the source end, improved DC characteristics and radio-frequency (RF) performances were obtained due to boosted band-to-band (BTB) tunneling efficiency.
Introduction
As the channel length (L ch ) of conventional MOSFET scales down continuously, various problems such as shortchannel effects (SCEs) and high standby-power dissipation have been witnessed. Recently, tunneling field-effect transistor (TFET) based on band-to-band (BTB) tunneling mechanism has been researched as one of solutions for ultra-small MOSFETs aiming low standby-power applications. Owing to its merits including low off-current (I off ) and small subthreshold swing (S), TFETs can be used in low-power and high-speed applications [1] [2] [3] [4] . On the other hand, commercializing the silicon-based TFETs has not been successful due to their low on-current (I on ) characteristics. To enhance I on , various kinds of compound semiconductors, structures, and gate insulator materials have been adopted to realize advanced TFETs. Especially as using source material of the high mobility and low energy band gap compared with Si, III-V compound semiconductors has been attracted such as InAs and InGaAs for TFETs [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] .
In this paper, an InAs/InGaAs/InP multiple-heterojunction is applied to gate-all-around (GAA) TFETs. The gallium (Ga) composition (x) in the In 1-x Ga x As-channel affects the total current, which makes it to be a control variable in optimizing the device performances. Other than searching for an optimum x, n-type doping in the InGaAs channel was introduced to study doping effects. Moreover, radio-frequency (RF) parameters were extracted from devices with different n-type channel lengths (L n|InGaAs ). Fig. 1(a) shows a schematic of the proposed TFET with L ch = 30 nm, channel radius (R ch ) = 10 nm, and gate oxide thickness (T ox ) = 2 nm. The gate oxide was alumina (Al 2 O 3 Devices were simulated with the trap-assisted tunneling (TAT) and nonlocal band-to-band (BTB) tunneling model showing higher accuracy compared to models with fixed constants provided in the device simulation package [15] . In fabrication, InGaAs and InAs can be epitaxially grown on InP substrate by molecular beam epitaxy (MBE) or metal-organic chemical vapor deposition (MOCVD) to make up the InAs/InGaAs/InP heterojunctions [16] . The lattice constant of InAs, In 0.53 Ga 0.47 As, and InP are 6.058 Å, 5.869Å, and 5.869Å, respectively, at room temperature [17] . In analyzing the simulation results, S was defined as the average slope between the onset point of drain current (I D ) and the reference point at I D = 10 -7 A/μm on the I D -V GS transfer curve. I on was I D at V GS = V DS = 0.5 V (I D : drain current, V GS : gate-to-source voltage, V DS : drain-to-source voltage). The device in Fig. 1(b) is equipped with an additional n-type region near the source end to enhance the tunneling. Fig. 2 (a) shows the transfer curves of the proposed TFETs with different x values in In 1-x Ga x As. Tunneling probability, T(E), induced from Wentzel-Kramers-Brillouin (WKB) approximation is expressed as follows: m , electron and hole effective masses, E g is energy bandgap, | | e is electron charge, ξ is the electric field, and h is the reduced Planck's constant ( / 2 h π ) [18, 19] . As the Ga fraction gets lower, m * and E g become smaller [20] . As shown in Eq. (1), T(E) increases in terms of smaller m * and E g . For source InAs, m * = 0.0248 m 0 and E g = 0.35 eV as listed in the table of Fig. 2(b) , by which greatly enhanced T(E) is expected [20, 21] . Due to a relatively larger E g of InP (1.34 eV), BTB tunneling between drain and channel in the off-state restrains ambipolar behavior mainly due to gate-induced drain leakage (GIDL). As shown in Fig. 2(b) , even though E g of channel InGaAs gets larger with higher Ga fraction, the source-to-channel effective tunneling barrier width does not change drastically. From the view points of I off and ambipolar behavior, higher x results in thicker channel-to-drain tunneling barrier, which effectively suppresses I off . Fig. 3 shows the I on , I off , S, and I on /I off for the simulated devices as a function of x. As shown in Fig. 3(a) , it is observed that both I on and I off decrease as x increases. These parameters are in trade-off relation and higher I on and lower I off cannot be obtained at the same time. Thus, it is necessary to put a weight on a narrowed number of parameters of interest in determining the Ga fraction. As) can be a very good selection from S and I on /I off viewpoint but it might be also changed to a lower value if I on is regarded as the parameter of main interest (Fig. 3(a) ).
Device Characteristics
In reference to InAs homojunction GAA TFET indicated in a previous work [22] , the purposed InAs/In 0.53 Ga 0.47 As/InP TFET has been investigated for lower standby power application at drain voltage (V DS ) of 0.2 V. Due to low V DS , the ambipolar behavior of InAs/In 0.53 Ga 0.47 As/InP TFET is more restrained as shown in Fig. 4 . Although there are differences in the effective masses according to various channel diameters due to confinement, the electron effective mass of InAs in InAs/In 0.53 Ga 0.47 As/InP TFETs is close to the bulk value of 0.023m 0 as d = 20 nm [22] . So, InAs/In 0.53 Ga 0.47 As/InP TFET has high current level.
n
+ -In 0.53 Ga 0.47 As Tunneling-boost Layer Fig. 1(b) showed a schematic of GAA InAs/In 0.53 Ga 0.47 As/InP TFET with very thin n-type layer near the source junction. The locally introduced n-type region improves device performances. The n-type doping concentration was 5×10 19 cm -3 . Fig. 5 (a) shows the I D -V GS curve of TFETs having ntype insertion layer with different lengths. Fig. 5 (b) shows S and I on extracted from the transfer curves. In consideration of S and I on , L n|InGaAs of 3 nm can be considered to be an optimum value, where I on /I off = 4. where g m , g ds , R g,eff , R se , and R g are the transconductance, source-drain conductance, external effective gate resistance, external source resistance, and gate resistance, in sequence. C gd and C gs are gate-drain and gate-source capacitances, respectively. From Eq. (2), f T is determined by input capacitance and g m . The n-type insertion layer has an effect on C gs and g m . In case of a TFET, the inversion charges start to accumulate from drain to source direction with increasing V GS [24] , which makes C gd larger than C gs . Since C gd is dominant, the effect of L n|InGaAs is insignificant on the sum of C gd and C gs . f T = 2.5 tera-hertz (THz) and f max = 3 THz were obtained from the TFET with n-type tunnelingbooster region, which are much higher than those from device without the thin layer. Although the current level of conventional TFETs must be deteriorated by tunneling barrier, the GAA InAs/In 0.53 Ga 0.47 As/InP TFET with n-type insertion layer demonstrates good RF performance due to its genuinely high current level. τ is defined by the following equation [25, 26] :
From Eq. (4) and the simulation results, τ's were 14.5 femto-seconds (fs) and 20.6 fs for the devices with and without the n-type insertion layer.
Conclusion
A GAA InAs/InGaAs/InP heterojunction TFET has been designed and optimized in terms of Ga fraction and its performances were investigated by simulation works. When x for channel In 1-x Ga x As was selected to be 0.47 as an optimum value, I on = 368 μA/μm, S = 32.4 mV/dec, and I on /I off ratio = 2.41×10 8 were obtained. At the same Ga fraction, n-type thin layer with an optimum thickness of 3 nm was schemed for improvements in the RF performances as well as DC characteristics (I on of 1.33 mA/μm and S of 21 mV/dec). Both f T and f max in the THzregime were traced from the optimized TFET device. It supports that optimally designed InAs/InGaAs/InP heterojunction TFET has a strong potential for high-performance DC and RF applications. 
